-
RecordNumber
4497
-
Title
IEEE standard for Verilog register transfer level synthesis
-
Author Statement
IEEE Computer Society. Design Automation Standards Committee.; Institute of Electrical and Electronics Engineers.; IEEE-SA Standards Board.; IEEE Xplore (Online service)
-
Publication
New York, N.Y. Institute of Electrical and Electronics Engineers
-
Publication Year
c2002
-
Collation
vii, 100 p.
-
Series
Institute of Electrical and Electronics Engineers.; IEEE std.
-
Subject
Verilog (Computer hardware description language) -- Standards.
-
Main class
621.
-
Sub class
392
-
Cutter no
I5939
-
ISBN
0-7381-3502-X
-
Link To Document :